


**Virtex 7 GTX SATA 3 Host Controller  
IP**

**Product Brief**


Jun. 16 – Ver. 1.0

MicroBlaze Demo 1 provided under NDA




- The demo 1 runs at 200MHz and its goal is to check performance during long transfer. The transfer size is not limited by the size of the DDR as in demo 2.
- The C source code provided is a sub-set of our SATA Recorder IP C source code.
- You can run a write and read performance test though a User Interface on the Hyper Terminal, please have a look on the demo documentation.
- C source code is available with the demo, it can be modified to fit your project requirement.
- The Demo enables you to do only 32 Giga Bytes Write and Read Transfer, then you have to reset the board!
- Sel\_gen(1:0) switch enables to choose between Gen3 (11\b) and Gen2 (10\b) SATA speed. The Sel\_gen(1:0) value must always be set to Gen3 (11\b) during FPGA configuration. When FPGA configuration is done, the speed can be switch to Gen2.

**MicroBlaze Demo 2 provided under NDA**



- The C source code provided is a sub-set of our SATA Recorder IP C source code.
- You can run a write and read performance test through a User Interface on the Hyper Terminal, please have a look on the demo documentation.
- C source code is available with the demo, it can be modified to fit your project requirement.
- Transfer size is limited by the DDR3 memory size.
- The Demo enables you to do only 32 Giga Bytes Write and Read Transfer, then you have to reset the board !
- Sel\_gen(1:0) switch enables to choose between Gen3 (11\b) and Gen2 (10\b) SATA speed. The Sel\_gen(1:0) value must always be set to Gen3 (11\b) during FPGA configuration. When FPGA configuration is done, the speed can be switch to Gen2.

## State Machine Demo 3 provided under NDA



This design helps you to understand how you can manage the LDS SATA IP from a State Machine.

- 1) At reset the test is run and can be run again with the 'run\_reset' signal SW6 push button.
  - 2) The result of the test and several signals can be observed from Chipscope pro
- Sel\_gen(1:0) switch enables to choose between Gen3 (11\b) and Gen2 (10\b) SATA speed. The Sel\_gen(1:0) value must always be set to Gen3 (11\b) during FPGA configuration. When FPGA configuration is done, the speed can be switch to Gen2.

## Features

The LDS\_SATA3\_HOST\_XV7X IP incorporates the Transport layer, the Link layer and the PHY layer on a Xilinx Virtex 7 GTX speed grade 2 FPGA. The LDS\_SATA3\_HOST\_XV7X IP is compliant with Serial ATA III specification and signaling rate is fixed to 6Gbs. The LDS\_SATA3\_HOST\_XV7X IP is fully synchronous with system frequency (Clock\_sys) at 37.5MHz in case of 1.5Gbps speed selection and 75MHz in case of 3Gbps speed selection and 150MHz in case of 6Gbs speed selection. The source code format is available for ease of customization. The customization can be done by Logic Design Solutions and **DO254** documentation is available on request.

### Physical Layer features

- Detect OOB and COMWAKE
- Detect the K28.5 comma character and provides a 32 bit parallel output
- Power management mode handled by state machine (shared between Phy and Link layer)
- Provides error indication to upper layers
- 8b/10b encoding and decoding in Xilinx Virtex 7 GTX Macro
- 6Gbs or 3Gbs Speed

### Link Layer features

- Scrambling of tx data and descrambling of rx data
- CRC 32 calculation and check
- Report transmission status and error to Transport Layer
- Enable BIST loopback and pattern generation modes
- Auto inserted hold primitive to avoid FIFO overflow and underflow
- Partial and slumber power management modes
- CONT primitive management in receive and transmit
- The interface between the link layer and the transport layer is 32-bit wide

## Transport Layer features

- 48-bits sector address
- Programmed IO (PIO) and DMA modes
- Support BIST FIS transmission and reception
- Automatic error FIS retry capability
- Implement Shadow Registers and SATA SuperSet registers
- Simple synchronous CPU and DMA Interface for data transfers including DMA hold-off capability
- DMA interface can be connected easily to memory space or FIFOs (FIFO interface provided)
- Support DMA Abort primitive
- NCQ Support.

## Verification

The LDS\_SATA3\_HOST\_XV7X IP has been validated on the VC707 + XM104 evaluation Board and several disks.  
List of disk available on request.

## Performance

The demo provided makes a Disk Read and Write performance test on each disk connected. A counter value is written on the disk and then read back.

- o Transfer Data : 80 Giga Byte data transfer with incompressible data.
- o SAMSUNG 840 PRO 256GB SSD
  - Sequential Write : 480 MBytes/s
  - Sequential Read : 510 MBytes/s

## Design Package

<b>Device Family</b>	<b>Xilinx Virtex 7 GTX FPGA speed grade : 2</b>
<b>Number of occupied Slices</b>	1000 (IP core only)
<b>Package file</b>	<b>Source code or Synthesis Netlist :</b> Data Sheet, AXI SATA HOST Interface Description and Constraint File.
<b>Design Tool Used</b>	Xilinx VIVADO 2016.1.
<b>Support</b>	Support provided by Logic Design Solutions 1 year e-mail and telephone support from Logic Design Solutions included in the IP price. Support does not cover User IP modifications. Maintenance Contracts available.

## General Description

The LDS\_SATA3\_HOST\_XV7X IP implements a single-chip synchronous Serial-ATA macro which can be used to interface between memory and Serial-ATA devices. The LDS\_SATA3\_HOST\_XV7X IP is available only on Xilinx Virtex 7 GTX FPGA.

This IP can be customized according to specific needs (application-specific requirement). Any other pre-designed functions can be integrated into the FPGA. FPGA density and I/O requirements can be defined according to customer specification.

## Recommended Design Experience

Designers should be familiar with Serial ATA, VHDL, synthesis tools, FPGA Place and Route data flow and VHDL simulation software. Experience with microprocessor is recommended. The IP can be easily integrated into hierarchical VHDL designs.

## Ordering Information

To purchase or make further inquiries about this, or any other Logic Design Solutions products and services, contact Logic Design Solutions in France.

Logic Design Solutions also offers IP integration and design services on FPGA.

Logic Design Solutions IPs are purchased under a License Agreement, copies of which are available on request.

Logic Design Solutions reserves the right to make changes to these specifications at any time, without notice.

**All trademarks, registered trademarks, or service marks are the property of their respective owners.**

## Available Support Products

Support products available from Logic Design Solutions.

## Related Information

### Logic Design Solutions

106 Boulevard de la Résistance

93460 Gournay sur Marne – France.

Phone : +33 1 45 92 24 47

E-mail : [info@logic-design-solutions.com](mailto:info@logic-design-solutions.com)

WEB: <http://www.logic-design-solutions.com>