


**Zynq SATA 3 Host Controller
IP**

Product Brief


Jun. 16 – Ver. 1.0

ZC706 Demo 1 provided under NDA



- Bare Metal Application – Linux Driver is available with LDS SATA HOST AHCI IP.
- The demo 1 runs at 200MHz and its goal is to check performance during long transfer. The transfer size is not limited by the size of the DDR as in demo 2.
- The C code provided is a sub-set of our SATA Recorder IP C code.
- You can run a write and read performance test though a User Interface on the Hyper Terminal, please have a look on the demo documentation.
- C code source is available with the demo, it can be modified to fit your project requirement.
- The Demo enables you to do only 32 Giga Bytes Write and Read Transfer, then you have to reload software !
- Sel_gen(1:0) switch enables to choose between Gen3 (11\b) and Gen2 (10\b) SATA speed. The Sel_gen(1:0) value must always be set to Gen3 (11\b) during FPGA configuration. When FPGA configuration is done, the speed can be switch to Gen2.

ZC706 Demo 2 provided under NDA



- Bare Metal Application – Linux Driver is available with LDS SATA HOST AHCI IP.
- The demo 2 runs at 200MHz and its goal is to transfer data from/to disk to/from DDR. The transfer size is limited by the size of the DDR.
- The C code provided is a sub-set of our SATA Recorder IP C code.
- You can run a write and read performance test though a User Interface on the Hyper Terminal, please have a look on the demo documentation.
- C code source is available with the demo, it can be modified to fit your project requirement.
- The Demo enables you to do only 32 Giga Bytes Write and Read Transfer, then you have to reload software !
- Sel_gen(1:0) switch enables to choose between Gen3 (11\b) and Gen2 (10\b) SATA speed. The Sel_gen(1:0) value must always be set to Gen3 (11\b) during FPGA configuration. When FPGA configuration is done, the speed can be switch to Gen2.

Features

The LDS_SATA3_HOST_XZ7 IP incorporates the Transport layer, the Link layer and the PHY layer on a Xilinx Zynq speed grade 2 FPGA. The LDS_SATA3_HOST_XZ7 IP is compliant with Serial ATA III specification and signaling rate is 1.5Gbps and scalable 6Gbps. The LDS_SATA3_HOST_XZ7 IP is fully synchronous with system frequency (Clock_sys) at 37.5MHz in case of 1.5Gbps speed selection and 75MHz in case of 3Gbps speed selection and 150MHz in case of 6Gbps speed selection. The source code format is available for ease of customization. The customization can be done by Logic Design Solutions and **DO254** documentation is available on request.

Physical Layer features

- Detect OOB and COMWAKE
- Detect the K28.5 comma character and provides a 32 bit parallel output
- Power management mode handled by state machine (shared between Phy and Link layer)
- Provides error indication to upper layers
- 8b/10b encoding and decoding in Xilinx Zynq GTX Macro
- 6Gbps or 3Gbps Speed

Link Layer features

- Scrambling of tx data and descrambling of rx data
- CRC 32 calculation and check
- Report transmission status and error to Transport Layer
- Enable BIST loopback and pattern generation modes
- Auto inserted hold primitive to avoid FIFO overflow and underflow
- Partial and slumber power management modes
- CONT primitive management in receive and transmit
- The interface between the link layer and the transport layer is 32-bit wide

Transport Layer features

- 48-bits sector address
- Programmed IO (PIO) and DMA modes
- Support BIST FIS transmission and reception
- Automatic error FIS retry capability
- Implement Shadow Registers and SATA SuperSet registers
- Simple synchronous CPU and DMA Interface for data transfers including DMA hold-off capability
- DMA interface can be connected easily to memory space or FIFOs (FIFO interface provided)
- Support DMA Abort primitive
- NCQ Support.

Verification

The LDS_SATA3_HOST_XZ7 IP has been validated on the ZC706 + XM104 evaluation Board and several disks. List of disk available on request.

Performance

The demo provided makes a Disk Read and Write performance test on each disk connected. A counter value is written on the disk and then read back.

- Transfer Data : 80 Giga Byte data transfer with incompressible data.
- SAMSUNG 840 PRO 256GB SSD
 - Sequential Write : 500 MBytes/s
 - Sequential Read : 530 MBytes/s

Design Package

Device Family	Xilinx ZYNQ FPGA speed grade : 2
Number of occupied Slices	1000 (IP core only)
Package file	Source code or Synthesis Netlist : Data Sheet, AXI SATA HOST Interface Description and Constraint File.
Design Tool Used	Xilinx VIVADO 2016.1.
Support	Support provided by Logic Design Solutions 1 year e-mail and telephone support from Logic Design Solutions included in the IP price. Support does not cover User IP modifications. Maintenance Contracts available.

General Description

The LDS_SATA3_HOST_XZ7 IP implements a single-chip synchronous Serial-ATA macro which can be used to interface between memory and Serial-ATA devices. The LDS_SATA3_HOST_XZ7 IP is available only on Xilinx ZYNQ FPGA.

This IP can be customized according to specific needs (application-specific requirement). Any other pre-designed functions can be integrated into the FPGA. FPGA density and I/O requirements can be defined according to customer specification.

Recommended Design Experience

Designers should be familiar with Serial ATA, VHDL, synthesis tools, FPGA Place and Route data flow and VHDL simulation software. Experience with microprocessor is recommended. The IP can be easily integrated into hierarchical VHDL designs.

Ordering Information

To purchase or make further inquiries about this, or any other Logic Design Solutions products and services, contact Logic Design Solutions in France.

Logic Design Solutions also offers IP integration and design services on FPGA.

Logic Design Solutions IPs are purchased under a License Agreement, copies of which are available on request.

Logic Design Solutions reserves the right to make changes to these specifications at any time, without notice.

All trademarks, registered trademarks, or service marks are the property of their respective owners.

Available Support Products

Support products available from Logic Design Solutions.

Related Information

Logic Design Solutions

106 Boulevard de la Résistance

93460 Gournay sur Marne – France.

Phone : +33 1 45 92 24 47

E-mail : info@logic-design-solutions.com

WEB: <http://www.logic-design-solutions.com>